For this assignment, students were tasked with creating logic gates using op amps. This assignment required that the netlist for the various circuits made as well. The assignment contains analysis on whether the behaviour of the circuits made were expected or unexpected.